



**N-channel Enhanced mode DFN5\*6 MOSFET****Features**

- High ruggedness
- Low  $R_{DS(ON)}$  (Typ 6.9mΩ)@ $V_{GS}=10V$
- Low Gate Charge (Typ 91nC)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Application:Synchronous Rectification, Li Battery Protect Board, Inverter

**4. Gate 5,6,7,8.Drain 1,2,3.Source**

**BV<sub>DSS</sub> : 68V**  
**I<sub>D</sub> : 75A**  
**R<sub>DS(ON)</sub> : 6.9mΩ**

**General Description**

This power MOSFET is produced with advanced technology of SAMWIN. This technology enable the power MOSFET to have better characteristics, including fast switching time, low on resistance, low gate charge and especially excellent avalanche characteristics.

**Order Codes**

Item	Sales Type	Marking	Package	Packaging
1	SW HA 068R68E7T	SW068R68E7T	DFN5*6	REEL

**Absolute maximum ratings**


Symbol	Parameter	Value	Unit
$V_{DSS}$	Drain to source voltage	68	V
$I_D$	Continuous drain current (@ $T_c=25^\circ C$ )	75*	A
	Continuous drain current (@ $T_c=100^\circ C$ )	48*	A
$I_{DM}$	Drain current pulsed (note 1)	300	A
$I_{DSM}$	Continuous drain current (@ $T_a=25^\circ C$ )	13	A
	Continuous drain current (@ $T_a=70^\circ C$ )	10	A
$V_{GS}$	Gate to source voltage	$\pm 20$	V
$E_{AS}$	Single pulsed avalanche energy (note 2)	256	mJ
$E_{AR}$	Repetitive avalanche energy (note 1)	25	mJ
dv/dt	Peak diode recovery dv/dt (note 3)	5	V/ns
$P_D$	Total power dissipation (@ $T_c=25^\circ C$ )	74.9	W
	Total power dissipation (@ $T_a=25^\circ C$ )	2.2	W
$T_{STG}, T_J$	Operating junction temperature & storage temperature	-55 ~ + 150	°C

\*. Drain current is limited by junction temperature.

**Thermal characteristics**

Symbol	Parameter	Value	Unit
$R_{thjc}$	Thermal resistance, Junction to case	1.67	°C/W
$R_{thja}$	Thermal resistance, Junction to ambient	57.6	°C/W

Note:  $R_{thja}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{thjc}$  is guaranteed by design while  $R_{thca}$  is determined by the user's board design.



DFN5\*6  $R_{thja}$  : 57.6°C/W on a 1 in<sup>2</sup> pad of 2oz copper.

### Electrical characteristic ( $T_J = 25^\circ\text{C}$ unless otherwise specified )

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
<b>Off characteristics</b>						
$\text{BV}_{\text{DSS}}$	Drain to source breakdown voltage	$V_{\text{GS}}=0\text{V}$ , $I_D=250\mu\text{A}$	68			V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown voltage temperature coefficient	$I_D=250\mu\text{A}$ , referenced to $25^\circ\text{C}$		0.05		$^\circ\text{C}$
$I_{\text{DSS}}$	Drain to source leakage current	$V_{\text{DS}}=68\text{V}$ , $V_{\text{GS}}=0\text{V}$		1		$\mu\text{A}$
		$V_{\text{DS}}=54\text{V}$ , $T_J=125^\circ\text{C}$		50		$\mu\text{A}$
$I_{\text{GSS}}$	Gate to source leakage current, forward	$V_{\text{GS}}=20\text{V}$ , $V_{\text{DS}}=0\text{V}$		100		nA
	Gate to source leakage current, reverse	$V_{\text{GS}}=-20\text{V}$ , $V_{\text{DS}}=0\text{V}$		-100		nA
<b>On characteristics</b>						
$V_{\text{GS(TH)}}$	Gate threshold voltage	$V_{\text{DS}}=V_{\text{GS}}$ , $I_D=250\mu\text{A}$	2		4	V
$R_{\text{DS(ON)}}$	Drain to source on state resistance	$V_{\text{GS}}=10\text{V}$ , $I_D=40\text{A}$ , $T_J=25^\circ\text{C}$		6.9	8.4	$\text{m}\Omega$
		$V_{\text{GS}}=10\text{V}$ , $I_D=40\text{A}$ , $T_J=125^\circ\text{C}$		11.8		$\text{m}\Omega$
$G_{\text{fs}}$	Forward transconductance	$V_{\text{DS}}=5\text{V}$ , $I_D=30\text{A}$		43		S
<b>Dynamic characteristics</b>						
$C_{\text{iss}}$	Input capacitance	$V_{\text{GS}}=0\text{V}$ , $V_{\text{DS}}=34\text{V}$ , $f=1\text{MHz}$		4022		pF
$C_{\text{oss}}$	Output capacitance			275		
$C_{\text{rss}}$	Reverse transfer capacitance			244		
$t_{\text{d(on)}}$	Turn on delay time	$V_{\text{DS}}=34\text{V}$ , $I_D=30\text{A}$ , $R_G=4.7\Omega$ , $V_{\text{GS}}=10\text{V}$ (note 4,5)		23		ns
$t_r$	Rising time			56		
$t_{\text{d(off)}}$	Turn off delay time			64		
$t_f$	Fall time			30		
$Q_g$	Total gate charge	$V_{\text{DS}}=54\text{V}$ , $V_{\text{GS}}=10\text{V}$ , $I_D=30\text{A}$ , $I_G=5\text{mA}$ (note 4,5)		91		nC
$Q_{\text{gs}}$	Gate-source charge			20		
$Q_{\text{gd}}$	Gate-drain charge			35		
$R_g$	Gate resistance	$V_{\text{DS}}=0\text{V}$ , Scan F mode		2.7		$\Omega$


### Source to drain diode ratings characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_s$	Continuous source current	Integral reverse p-n Junction diode in the MOSFET			75	A
$I_{\text{SM}}$	Pulsed source current				300	A
$V_{\text{SD}}$	Diode forward voltage drop.	$I_s=45\text{A}$ , $V_{\text{GS}}=0\text{V}$			1.4	V
$t_{\text{rr}}$	Reverse recovery time	$I_s=30\text{A}$ , $V_{\text{GS}}=0\text{V}$ , $dI_F/dt=100\text{A}/\mu\text{s}$		40		ns
$Q_{\text{rr}}$	Reverse recovery charge			60		nC


#### ※ Notes

- Repetitive rating : pulse width limited by junction temperature.
- $L=0.5\text{mH}$ ,  $I_{\text{AS}}=32\text{A}$ ,  $V_{\text{DD}}=40\text{V}$ ,  $R_G=25\Omega$ , Starting  $T_J=25^\circ\text{C}$
- $I_{\text{SP}} \leq 30\text{A}$ ,  $di/dt = 100\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq \text{BV}_{\text{DSS}}$ , Starting  $T_J=25^\circ\text{C}$
- Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
- Essentially independent of operating temperature.


**Fig. 1. On-state characteristics**




**Fig. 2. Transfer Characteristics**




**Fig. 3. On-resistance variation vs. drain current and gate voltage**



**Fig. 4. On-state current vs. diode forward voltage**



**Fig 5. Breakdown voltage variation vs. junction temperature**



**Fig. 6. On-resistance variation vs. junction temperature**




Fig. 7. Gate charge characteristics




Fig. 8. Capacitance Characteristics




Fig. 9. Maximum safe operating area




Fig. 10. Maximum drain current vs. case temperature




Fig. 11. Transient thermal response curve




Fig. 12. Gate charge test circuit & waveform





Fig. 13. Switching time test circuit & waveform





Fig. 14. Unclamped Inductive switching test circuit & waveform






Fig. 15. Peak diode recovery dv/dt test circuit & waveform



## DISCLAIMER

- \* All the data & curve in this document was tested in SEMIPOWER TESTING & APPLICATION CENTER.
- \* This product has passed the PCT, TC, HTRB, HTGB, HAST, PC and Solderdunk reliability testing.
- \* Qualification standards can also be found on the Web site (<http://www.semipower.com.cn>)
- \* Suggestions for improvement are appreciated, Please send your suggestions to [samwin@samwinsemi.com](mailto:samwin@samwinsemi.com)