



N-channel Enhanced mode DFN5*6 MOSFET**Features**

- High ruggedness
- Low $R_{DS(ON)}$ (Typ 7.2mΩ)@ $V_{GS}=4.5V$
(Typ 5.0mΩ)@ $V_{GS}=10V$
- Low Gate Charge (Typ 32nC)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Application:Synchronous Rectification,
Li Battery Protect Board, Inverter

**4. Gate 5,6,7,8.Drain 1,2,3.Source**

BV_{DSS} : 65V
I_D : 90A
R_{DS(ON)} : 7.2mΩ@V_{GS}=4.5V
5.0mΩ@V_{GS}=10V

**General Description**

This power MOSFET is produced with advanced technology of SAMWIN. This technology enable the power MOSFET to have better characteristics, including fast switching time, low on resistance, low gate charge and especially excellent avalanche characteristics.

Order Codes

Item	Sales Type	Marking	Package	Packaging
1	SW HA 052R06VS	SW052R06VS	DFN5*6	REEL

Absolute maximum ratings


Symbol	Parameter	Value	Unit
V_{DSS}	Drain to source voltage	65	V
I_D	Continuous drain current (@ $T_c=25^\circ C$)	90*	A
	Continuous drain current (@ $T_c=100^\circ C$)	60*	A
I_{DM}	Drain current pulsed (note 1)	360	A
I_{DSM}	Continuous drain current (@ $T_a=25^\circ C$)	18	A
	Continuous drain current (@ $T_a=70^\circ C$)	14	A
V_{GS}	Gate to source voltage	± 20	V
E_{AS}	Single pulsed avalanche energy (note 2)	196	mJ
E_{AR}	Repetitive avalanche energy (note 1)	19	mJ
dv/dt	Peak diode recovery dv/dt (note 3)	5	V/ns
P_D	Total power dissipation (@ $T_c=25^\circ C$)	70.2	W
	Total power dissipation (@ $T_a=25^\circ C$)	2.5	W
T_{STG}, T_J	Operating junction temperature & storage temperature	-55 ~ + 150	°C

*. Drain current is limited by junction temperature.

Thermal characteristics

Symbol	Parameter	Value	Unit
R_{thjc}	Thermal resistance, Junction to case	1.78	°C/W
R_{thja}	Thermal resistance, Junction to ambient	50	°C/W

Note: R_{thja} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{thjc} is guaranteed by design while R_{thca} is determined by the user's board design.



DFN5*6 R_{thja} : 50°C/W on a 1 in² pad of 2oz copper.

Electrical characteristic ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Off characteristics						
BV_{DSS}	Drain to source breakdown voltage	$V_{\text{GS}}=0\text{V}$, $I_{\text{D}}=250\mu\text{A}$	65			V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown voltage temperature coefficient	$I_{\text{D}}=250\mu\text{A}$, referenced to 25°C		0.03		$^\circ\text{C}$
I_{DSS}	Drain to source leakage current	$V_{\text{DS}}=65\text{V}$, $V_{\text{GS}}=0\text{V}$			1	μA
		$V_{\text{DS}}=52\text{V}$, $T_J=125^\circ\text{C}$			50	μA
I_{GSS}	Gate to source leakage current, forward	$V_{\text{GS}}=20\text{V}$, $V_{\text{DS}}=0\text{V}$			100	nA
	Gate to source leakage current, reverse	$V_{\text{GS}}=-20\text{V}$, $V_{\text{DS}}=0\text{V}$			-100	nA
On characteristics						
$V_{\text{GS(TH)}}$	Gate threshold voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_{\text{D}}=250\mu\text{A}$	1.2		2.5	V
$R_{\text{DS(ON)}}$	Drain to source on state resistance	$V_{\text{GS}}=4.5\text{V}$, $I_{\text{D}}=15\text{A}$, $T_J=25^\circ\text{C}$		7.2	10	$\text{m}\Omega$
		$V_{\text{GS}}=10\text{V}$, $I_{\text{D}}=30\text{A}$, $T_J=25^\circ\text{C}$		5.0	6.5	$\text{m}\Omega$
		$V_{\text{GS}}=10\text{V}$, $I_{\text{D}}=30\text{A}$, $T_J=125^\circ\text{C}$		7.7		$\text{m}\Omega$
G_{fs}	Forward transconductance	$V_{\text{DS}}=5\text{V}$, $I_{\text{D}}=30\text{A}$		63		S
Dynamic characteristics						
C_{iss}	Input capacitance	$V_{\text{GS}}=0\text{V}$, $V_{\text{DS}}=33\text{V}$, $f=100\text{kHz}$		1652		pF
C_{oss}	Output capacitance			679		
C_{rss}	Reverse transfer capacitance			33		
$t_{\text{d(on)}}$	Turn on delay time	$V_{\text{DS}}=32.5\text{V}$, $I_{\text{D}}=30\text{A}$, $R_G=4.7\Omega$, $V_{\text{GS}}=10\text{V}$ (note 4,5)		8		ns
t_r	Rising time			28		
$t_{\text{d(off)}}$	Turn off delay time			17		
t_f	Fall time			12		
Q_g	Total gate charge			32		nC
Q_{gs}	Gate-source charge	$V_{\text{DS}}=52\text{V}$, $V_{\text{GS}}=10\text{V}$, $I_{\text{D}}=30\text{A}$, $I_G=3\text{mA}$ (note 4,5)		7		
Q_{gd}	Gate-drain charge			8		
R_g	Gate resistance	$V_{\text{DS}}=0\text{V}$, Scan F mode		1.3		Ω

Source to drain diode ratings characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_s	Continuous source current	Integral reverse p-n Junction diode in the MOSFET			90	A
I_{SM}	Pulsed source current				360	A
V_{SD}	Diode forward voltage drop.	$I_s=30\text{A}$, $V_{\text{GS}}=0\text{V}$			1.4	V
t_{rr}	Reverse recovery time	$I_s=30\text{A}$, $V_{\text{GS}}=0\text{V}$, $dI_F/dt=100\text{A}/\mu\text{s}$		34		ns
Q_{rr}	Reverse recovery charge			21		nC

※ Notes

- Repetitive rating : pulse width limited by junction temperature.
- $L=0.5\text{mH}$, $I_{\text{AS}}=28\text{A}$, $V_{\text{DD}}=50\text{V}$, $R_G=25\Omega$, Starting $T_J=25^\circ\text{C}$
- $I_{\text{SP}} \leq 30\text{A}$, $di/dt = 100\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq \text{BV}_{\text{DSS}}$, Starting $T_J=25^\circ\text{C}$
- Pulse Test : Pulse Width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
- Essentially independent of operating temperature.

Fig. 1. On-state characteristics




Fig. 2. Transfer Characteristics




Fig. 3. On-resistance variation vs. drain current and gate voltage




Fig. 4. On-state current vs. diode forward voltage




Fig 5. Breakdown voltage variation vs. junction temperature




Fig. 6. On-resistance variation vs. junction temperature




Fig. 7. Gate charge characteristics




Fig. 8. Capacitance Characteristics




Fig. 9. Maximum safe operating area




Fig. 10. Maximum drain current vs. case temperature




Fig. 11. Transient thermal response curve




Fig. 12. Gate charge test circuit & waveform





Fig. 13. Switching time test circuit & waveform





Fig. 14. Unclamped Inductive switching test circuit & waveform






Fig. 15. Peak diode recovery dv/dt test circuit & waveform



DISCLAIMER

- * All the data & curve in this document was tested in SEMIPOWER TESTING & APPLICATION CENTER.
- * This product has passed the PCT, TC, HTRB, HTGB, HAST, PC and Solderdunk reliability testing.
- * Qualification standards can also be found on the Web site (<http://www.semipower.com.cn>)
- * Suggestions for improvement are appreciated, Please send your suggestions to samwin@samwinsemi.com

